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1571 ABSTRACT 
A new and improved secure communication system is 
provided. A product code, formed from two pseudo- 
random sequences of digital bits, is used to encipher or 
scramble data prior to transmission. The two pseudo- 
random sequences are periodically changed at intervals 
before they have had time to repeat. One of the two 
sequences is transmitted continuously with the scram- 
bled data for synchronization. 
In the receiver portion of the system, the incoming 
signal is compared with one of two locally generated 
pseudorandom sequences until correspondence be- 
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tors like in structure to those of the transmitter form 
output sequences which are formed into a product code 
and used to decipher the incoming encrypted data. The 
output of one of the receiver sequence generators is fed 
5 to a comparator which also receives the synchroniza- 
RANDOM DIGITAL ENCRYPTION SECURE 
COMMUNICATION SYSTEM 
ORIGIN OF THE INVENTION 
The invention described herein was made in perfor- 
mance ofwork under a NASA contract and is subject to 
the provisions of Section 305 of the National Aeronau- 
tics and Space Act of 1958, Public Law 85-568 (72 Stat. 
435; 45 U.S.C. 2457). 
tiOn Signal and performs a comparison between these 
Signals until identity therebetween is detected. At this 
time, the synchronization signal in the incoming signal 
is used to control the operations of the receiver. 
BRIEF DESCRIPTION O F  THE DRAWINGS 
10 
Y 
BACKGROUND O F  THE INVENTION 
1. Field of Invention 
The present invention relates to secure or crypto- FIG. 2 is a schematic electrical circuit diagram of a 
graphic communication. l5 secure receiver according to the present invention; and 
2. Description of Prior Art FIG. 3 is a schematic electrical circuit diagram of a 
Prior crytographic communication systems have timer circuit useful in both the transmitter of FIG. 1 and 
used pseudo-random code or noise generators to pre- the receiver of FIG. 2. 
vent deciphering of the messages. Certain prior art, as in 
U.S. Pat. Nos. 3,659,046; 3,852,534; 3,893,031; and 20 DESCRIPTION O F  THE PREFERRED 
3,691,472 have utilized a single such generator to en- EMBODIMENT 
crypt the data to be transmitted. In the drawings, a secure or crytographic communi- 
Another pseudorandom CrYPtograPhic c o m m h a -  cation system is set forth for transmitting data while 
tion system, disclosed in U.S. Pat. No. 3,808,536, used preventing decoding and de teMat ion  of the intelli- 
One Or more pseudo-random sequence generators to 25 gence content of such data. The communication system 
encrypt one or more characteristics of an analog signal, includes a transmitter T (FIG. 1) and a receiver R (FIG. 
secure transmitter according to the present invention; 
such as zero-crossings and Of the sig- 2). Typically, a communication system according to the 
nal. Another pseudo-random ‘Ode system, that Of u.s* present invention would include a plurality of transmit- 
Pat. No. 3,773,977, utilized the pseudo-random codes to 
define and reallocate the time occurrence of various 30 in a communications network, with a transmitter 
portions of the signal to be sent for encrypting purposes. 
Still another secure communication system, that of U.S. 
Pat. No. 3,614,3 16 transmitted two identical pseudo- 
random codes, one of which was delayed by an amount 
corresponding to the data content of the message to be 35 tor 
ting stations and receiving stations 
and 
a receiver at each location. 
and 3) 
which provides clock pulses over an electrical conduc- 
The trans.tter includes a timer 
to a first pseudo-random sequence generator l2 
tor 14. Each of the pseudo-random sequence generators code prior to transmission. 
isted, as in U.S. Pat. Nos. 3,681,708 and 4,011,408, but sequence Of random digital bits* such as Of the type 
did not utilize pseudo-random codes. described in the May 27, 1976 issue of Electronics, pp. 
One of the problems with pseudo-random code corn- 107 and 109. For example, by using a fody-one stage 
munication systems is that after a certain time, the code shift register with feed back taps at stages 3 and 419 or 
repeats itself, enabling the code to be broken or deci- at stages twenty and fortY-one, a maximum-length 
phered. Another problem in pseudo-random codes is sequence of random digital bits can be produced. For a 
that of synchronization. If a synchronizing code was 45 shift register of n stages, a maximum-len@h sequence is 
transmitted in part of the message, the presence of such defined as 2”- *. Thus, for a clock rate from the timer 10 
a repeatedly occurring synchronizing code afforded of 250,000 hertz, a sequence of random digital bits is 
another way to decipher the code. formed which would require one hundred and two days 
to repeat. Of course, more than two feedback taps may 
SUMMARY OF INVENTION 50 be used with the shift register, making numerous other 
Briefly, the present invention provides new and im- 
proved cryptographic communication systems for com- 
municating encrypted data. In the transmitter, the out- 
puts of two pseudo-random sequence generators are 
combined to form a product code, which is used to 55 
encrypt the data to be transmitted. By using sequence 
generators of sufficient size and forming a product code 
therefrom, it has been found that pseudo-random codes 
can be formed of such a length that the generators can 
be reconfigured to form new and different pseudo-ran- 60 
dom codes before the previous sequence has repeated 
itself. Another feature of the transmitter permits the 
encrypted data and one of the pseudo-random codes to 
be transmitted together, with the code serving as a 
synchronization signal. 65 
In the receiver, the incoming encrypted data and the 
pseudo-random code serving as the synchronization 
signal are separated. Pseudo-random sequence genera- 
sent. The other code was then summed with the delayed 
Other types of Secure communication systems ex- 
and a second pseudo-random sequence genera- 
l2 and l4 are of the type which produces a very long 
FIG. l is a schematic electrical circuit diagram of a 
pseudo-random sequences available From each of the 
generators 12 and 14. It is preferable that the generators 
12 and 14 be configured so that different stages are 
connected through feedback taps so that different ran- 
dom-length sequences are formed therein. Further ex- 
amples of pseudo-random sequences are disclosed in 
“Shift ‘ Register Sequences”, Golomb, Holden-Day, 
Inc., San Francisco, 1967. Further, it should be under- 
stood that the pseudo-random sequences formed in the 
generators 12 and 14 may be normal or inverted, 
wherein a new set of sequences, called complementary 
sequences, is obtained. 
Considering now the timer 10 more in detail, a master 
oscillator 16 preferably in the form of a highly stable 
crystal controlled oscillator provides clock pulses at an 
output frequency compatible with the signal bit rate of 
the signal to be encrypted in the transmitter T. The 
clock pulses from the oscillator 16 are provided to a 
3 
4,341,925 
first of which provides the month and i ay  of the month 
as output signals, while the second provides time in 
hours, minutes, seconds and fractions thereof. Accord- 
ingly, the calendar/clock circuit 24 provides as an out- 
put signal to the reset generator 20 an indication of the 
present date, month and time. 
Each of the reset generators 20 and 22 is driven in 
synchronism with the calendar/clock circuit 24 by re- 
ceiving pulses over input conductors 18b and 18c, re- 
spectively. The reset generator 20 is a digital compara- 
tor which compares a preset digital signal established 
therein with the output of the calendar/clock circuit 24. 
When the predetermined date, month and time are pres- 
ented thereto from the calendar/clock circuit 24, the 
reset generator 20 forms a first reset signal which is 
provided over an output conductor 25 to the sequence 
generator 12, resetting such generator and causing a 
new cycle of formation of pseudo-random digital data 
sequences to be formed therein. The reset generator 20 
further forms an output pulse of predetermined duration 
which is transmitted to the reset generator 22. 
The reset generator 22 provides a second reset signal 
over a conductor 26 to the sequence generator 14, reset- 
ting such generator in a like manner to resetting of the 
reset generator 20. The reset generator 22 provides the 
second reset signal over the conductor 26 at a predeter- 
mined time later than the reset signal over the conduc- 
tor 25. The reset generator 22 is activated by the output 
signal from the reset generator 20 provided thereto and 
begins a count of the output pulses of the counter 18 
provided thereto over the conductor 18c. When a pre- 
determined, specified count is achieved, representing a 
predetermined time interval after the formation of the 
reset signal in the reset generator 20, the reset generator 
22 provides the reset pulse over the conductor 26 to the 
generator 14. 
The time of the occurrence of the formation of the 
reset signal in the reset generator 20 is selected to be a 
substantially long time, in accordance with the number 
of stages in the pseudo-random sequence generator 12. 
As has been set forth above, sequences requiring on the 
order of more than one hundred days are available. 
Accordingly, the reset generator 20 may be set to reset 
the sequence generator 12 once every thirty days or so. 
When the sequence generator 12 is reset, a different 
combination of feedback taps between the stages 
thereof is established so that a different pseudo-random 
sequence is generated thereafter by the sequence gener- 
digital counter circuit 18 and to a reset generator 20 and 
a reset generator 22. The clock pulses from the oscilla- 
tor 16 are further provided to drive the sequence gener- 
ators 12 and 14 over the conductor 11 as has been set 
forth. 5 
The counter 18 is a suitable digital counter which 
provides output pulses to the reset generators 20 and 22 
as well as to a calendar/clock circuit 24 when three 
different preselected counts of clock pulses from the 
oscillator 16 are reached, as will be set forth below. 
The counter 18 provides output pulses over a con- 
ductor 18a to the calendar/clock circuit 24 at a fre- 
quency of either 50 or 60 hertz in order to maintain 
precise timing in the transmitter T. For example, with a 
master oscillator 16 having a frequency of 245,760 15 
hertz, the twelfth counting stage of the counter 18 will 
provide an output signal at sixty hertz to the calendar/- 
clock circuit 24 over the conductor 18u. 
The calendar/clock circuit is a commercially avail- 
able device containing two digital logic modules, the 20 
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ator 12. Accordingly, once every thirty days, the pseu- 
do-random sequence is changed, long before the full 
sequence has been formed, and consequently before a 
repetition in such sequence has occurred. 
The change in the tap connections may be performed 
by means of suitable electronic circuitry such as 
“AND” gates or by manual switches, or preferably by 
means of plugs which may by periodically changed. 
The pseudo-random sequence generator 14 is config- 
ured, as has been set forth, to generate a different pseu- 
do-random sequence from the generator 12 which may 
be, if desired, a shorter sequence. The output of the 
sequence generators 12 and 14 are combined in a modu- 
lo-two adder circuit, typically a digital “EXCLUSIVE 
OR’ logic circuit, which forms a product code from the 
input pseudo-random sequences by modulo-two adding, 
that is, digital adding while disregarding the carry oper- 
ation. 
By forming a pseudo-random product code in the 
adder 28 based on the input pseudo-random codes from 
the generators 12 and 14, and further with such codes 
being reset and converted to a new and different pseu- 
do-random sequence before repetition of such codes can 
occur, the possibility of deciphering data encoded with 
the product code from the adder 28 is reduced to virtu- 
ally infinitesimal. 
As encoding circuit 30 receives input data to be en- 
crypted and further receives the product code from the 
adder 28. The encoder circuit 30 is also preferably a 
modulo-two adder circuit like the adder 28. The data to 
be encoded according to the present invention may be 
digital data of any format, such as command signals, 
delta-modulated voice signals, digital television signals 
or any other data in digital format, so long as the data 
transitions in the incoming data to be encoded are in 
time synchronization with the random sequence prod- 
uct code from the adder 28. Although the data bit rate 
and the product random sequence code normally would 
have the same frequency, this is not a requirement, and 
the product code may be at some frequency which is an 
integral multiple of the data frequency so that coding 
technique of the present invention can be used to spread 
the frequency spectrum of the signal, if desired. 
The encrypted data from the encoding circuit 30 is 
then provided to a modulator 32 in order to prepare the 
data for transmission. It is important to note, as will be 
set forth in detail below, that the pseudo-random se- 
quence from the generator 12 is also provided as an 
input signal to the modulator 32 so that both the data 
and one of the pseudo-random sequences may be trans- 
mitted from the transmitter T to the receiver R. 
The modulator 32 may be, if desired, a quadraphase 
modulator of the types described in U.S. Pat. Nos. 
3,816,657 and 3,818,346. Alternatively, the modulator 
32 may be a conventional time division multiplexer 
which interleaves or time division multiplexes the en- 
coded data from the encoder 30 and the pseudo-random 
sequence from the generator 12 either in bit-by-bit fash- 
ion or in segments of bits fashion. The output signal 
from the modulator 32 is fed to a transmitter 34 and 
transmitted therefrom using any of the conventional 
means of signal modulation over any type of communi- 
cation link, such as by radio transmission, over coaxial 
cable or telephone or telegraph lines. 
In the receiver R (FIG. 2), a receiver circuit 36 which 
is compatible with the transmitter 34 and the transmitter 
T receives the incoming signal. A demodulator 38 re- 
ceives a signal from the receiver 36 and provides the 
5 
demodulated signal to a bit synchronizer circuit 40. If 
quadraphase modulation is used in the transmitter T, the 
demodulator 38 is a quadraphase demodulator of the 
type set forth in the U.S. patents referred to above and 
described in detail therein. When time division multi- 
plexing is used in the transmitter T, the demodulator 38 
is a conventional time division demultiplexer. 
The bit synchronizer Bo forms and provides to other 
portions of the receiver R the following signals: a RE- 
CEIVED DATA signal representing the received en- 
crypted data which is provided over an output conduc- 
tor 42; a received SYNCHRONIZATION code signal, 
representing the transmitted pseudo-random sequence 
from the generator 12, which is used as a synchroniza- 
tion siganl and provided over a conductor 4& a 
CLOCK signal provided over a conductor 50 repre- 
senting the bit transition rate of the incoming digital 
bits; and, an “IN LOCIC’ signal over a conductor 52 
which is formed when bit synchronization is achieved 
with bit transitions and the signal received in the re- 
ceiver R. 
The IN LOCK signal from the bit synchronizer 80 is 
provided to a clock selector gate 54 which is connected 
to a local timer 56 of like construction and operation to 
the timer 10 set forth above. Where a transmitter T and 
receiver R are at the same location, a single timer rather 
than two timers may be utilized, if desired. The timer 56 
forms a local clock reference or timer clock signal 
which is provided as an input to the clock selector gate 
54. 
A clock gating circuit 58 receives clock signals over 
the conductor 50 from the bit synchronizer 40, but 
inhibits passage of such signal to the clock selector gate 
54 until receipt from a word comparator circuit 60 of an 
output control signal, formed in a manner to be set forth 
below. 
The clock selector gate 54 permits clock pulses from 
the local timer clock signal from timer 56 to pass there- 
through over an output conductor 62 until receipt of the 
IN LOCK signal from the bit synchronizer 40, at which 
time clock pulses from the timer 56 are blocked from 
passage through the gate 54. When, thereafter, clock 
signals are passed by the clock gating circuit 58, clock 
selector gate 54 permits such pulses to pass over the 
output conductor 62 to other portions of the receiver R. 
The receiver R further includes a first generator 64 
for generating a first local pseudo-random digital code 
and a second generator 66 for generating a second local 
pseudo-random code. The generator 64 includes a digi- 
tal data pseudo-random sequence generator 68, while 
the generator 66 includes a digital data pseudo-random 
sequence generator 70, both of which are driven by 
timing clock signals from the timer 56 in a like manner 
to the operation of the generators 12 and 14 by the timer 
10 and the transmitter T. 
Generator 68 is reset by a reset generator in the timer 
56 in a like manner and at a like time interval to that 
when the reset generator 20 in the transmitter T resets 
the pseudo-random sequence generator 12. Similarly, 
sequence generator 70 is reset by a reset generator in the 
timer 56 in a like manner and at a like time interval to 
that when the reset generator 22 resets the sequence 
generator 14 in the transmitter T. Further, the genera- 
tor 68 in the receiver R is configured to have like stage 
feedback connections at like taps to those of the genera- 
tor 12 in the transmitter T, while the generator 70 simi- 
larly is configured to receive like stage connections and 
like taps to generator 14 in the transmitter T. Addition- 
6 
ally, when the taps at the generators 12 and 14 are 
changed periodically in order to change the pseudo-ran- 
dom code sequences in the manner set forth above, the 
taps of the generator 68 and 70 are similarly simulta- 
The generator 68 thus forms a pseudo-random digital 
data sequence identical to the output of the generator 12 
in the transmitter T once the transmitter T and R are in 
synchronism, while the generator 70 similarly forms a 
10 pseudo-random digital data sequence identical to the 
output of the generator 14. The pseudo-random data 
sequence from the generator 68 is fed to a gate 72 which 
passes such bits in a serial flow of digital bits there- 
through to a second digital data pseudo-random genera- 
15 tor 74 until receipt of the IN LOCK signal from the bit 
synchronizer 40. The generator 74 is of like tap connec- 
tions to the generator 68 with the exception that prior to 
receipt of the IN LOCK signal from the bit synchro- 
nizer 4Q, the generator 74 merely functions as a shift 
20 register. On receipt of the IN LOCK signal, the pseudo- 
random generator 74 begins to function as a sequence 
generator, forming pseudo-random output digital data 
sequences. 
The gate 72 responds to receipt of the IN LOCK 
25 signal from bit synchronizer 40 by blocking flow of 
digital bits from the generator 68 to the generator 74. 
Similarly, the pseudo-random data sequence from the 
generator 70 is fed to a gate 76 which passes such se- 
quence as a serial flow of digital bits therethrough until 
30 receipt of the IN LOCK signal from the bit synchro- 
nizer 40, at which time such sequence is blocked. The 
generator 66 further includes a second digital data pseu- 
do-random generator 78 of like configuration to the 
generator 70, with the exception that prior to receipt of 
35 the IN LOCK signal from the bit synchronizer 40, such 
generator 78 functions as a shift register. On receipt of 
the IN LOCK signal, the generator 78 begins to func- 
tion as a pseudo-random sequence generator forming 
output pseudo-random digital data sequences. Further, 
40 the gate 76 responds to the IN LOCK signal from the 
bit synchronizer 40 by blocking flow of these two bits 
from the generator 70 to the generator 78. 
The output pseudo-random codes of the generators 
74 and 78 are furnished to a modulo-two adder circuit 
45 80, which forms a local product code which is provided 
to a decoder circuit 82. The decoder circuit 82 is a 
modulo-two adder which receives the encrypted data 
signal over the conductor 42 from the bit synchronizer 
$0 and decodes such data with the local product code 
The output of the generator 78 is also provided to the 
word comparator 60. As has been set forth, the word 
comparator 60 also receives the received pseudo-ran- 
dom code sync signal over the conductor 48 from the 
55 bit synchronizer 4Q. The word comparator 60 is a con- 
ventional frame synchronizer utilized in digital trans- 
mission systems having three acquisition states: search, 
check and lock. Once the word comparator 60 has 
detected an identity between the received synchroniza- 
60 tion signal provided thereto over the conductor 43 and 
the output of the sequence generator 78, a control pulse 
is provided to the clock gate 58, permitting the clock 
pulses present on the conductor 50 from the bit syn- 
chronizer 40 to pass through the clock gate 58 and the 
In the operation of the present invention, it is neces- 
sary for the timer 10 at the transmitter T and the timer 
56 in the receiver R to operate in synchronization. As is 
5 neously changed. 
50 from the adder 80. 
65 clock gate 54 and drive the generators 74 and 78. 
- 4,34 1,925 * 
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evident from FIG. 1, there is a time delay between the 
timer 10 and the modulator 32 equivalent to the number 
of shift register stages contained in the sequence genera- 
tors 12 and 14. From FIG. 2, it can be seen that between 
the timer 56 and the word comparator 60 and decoder 
82, there are two sequence generators in series. Accord- 
ingly, for short transmission lengths, where propagation 
delay is less than the delay in one sequence generator, 
the signal from the transmitter T arrives at decoder 82 
before the corresponding decoding signal from the local 
product code forming circuit 80 does. In order to com- 
pensate for this difference in time delay, two simple 
shift registers (not shown) are provided, one at the 
output of the adder 28 in the transmitter T and another 
at the output of the sequence generator 12. Such shift 
registers are at least as long as the total length of shift 
registers used in all sequence generators. 
The data is then encrypted and transmitted from the 
transmitter T to the receiver R. On receipt of the signal 
in the receiver R, the bit synchronizer 40 forms the IN 
LOCK signal upon coincidence with bit transitions of 
the received signal. The IN LOCK signal is provided to 
the clock selector or gate 54, disconnecting the timer 
clock signals from the timer 56 from the remaining 
portions of the receiver R other than the generators 68 
and 70. 
The IN LOCK signal further inhibits gates 72 and 76 
from providing the code sequences of generators 68 and 
90, respectively, to generators 74 and 78. Further, the 
IN LOCK signal connects the internal feedback paths 
from the shift register output of the generators 74 and 
78 to the inputs thereof, causing the generators 74 and 
78 to begin formation of pseudo-random digital data 
sequence. 
However, at this point in time, the pseudo-random 
sequence present on the conductor 4.8 from the bit syn- 
chronizer 40 is not identical with that formed in the 
generator 78 due to two reasons. First, there is a time 
delay caused by the transmission time between the 
transmitter T and the receiver R and, second, because 
of the delay inserted by the shift registers (not shown) at 
the output of generator 12 and adder 28 in the transmit- 
ter T. For this reason, the clock signal present on con- 
ductor 50 is inhibited by the clock gate 58. 
However, when the word comparator 60 determines 
an identity between the pseudo-random code sequences 
presented thereto, the control pulse is formed therein, in 
the manner set forth above, opening the clock gate 58 
and permitting the clock pulses on the conductor 50 to 
drive the generator 74 and 78. The output of the genera- 
tors 74 and 78 are then combined in the adder 80 to form 
a local product code which is furnished to the decoder 
82 to decipher the encrypted data provided to the de- 
coder 82 over the conductor 42. 
An important feature of the present invention is that 
the encrypted or scrambled data is transmitted along 
with a pseudo-random sequence. Further, the transmit- 
ted pseudo-random sequence is related to the sequence 
used for coding, but due to the formation of a product 
code in the transmitter T, is not the identical coding 
sequence. At the receiver R, the four factors which 
must be known to decode the scrambled or encrypted 
signal are the two random sequences, as well as the 
5 
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sequence, the probability of selecting all four parame- 
ters becomes infinitesimally small. 
In order to ensure the security of the encrypted infor- 
mation, the number and location of feedback paths in 
the shift registers in the pseudo-random generators in 
both the receiver R and ttansmitter T are periodically 
and simultaneously changed as has been set forth above. 
Also, since the actual coding sequence is a product 
code formed of two different pseudo-random codes, the 
transmitted data sequence will not repeat during the 
time it is used. However, the second random sequence, 
formed in the generator 14 may be considerably shorter 
than the sequence formed in the generator 12 and may 
repeat periodically. Due to the presence of a product 
code, however, deciphering of the second sequence and 
discovery of the nature thereof does not aid in decoding 
unless time characteristics thereof with respect to the 
first sequence are known. 
The foregoing disclosure and description of the in- 
vention are illustrative and kxplanatory thereof, and 
various changes in the size, shape, materials, compo- 
nents, circuit elements, wiring connections and 
contacts, as well as in the details of the illustrated cir- 
cuitry and construction may be made without departing 
from the spirit of the invention. 
I claim: 
1. A secure communication receiver for receiving 
(a) means for receiving said encrypted signal wherein 
said means for receiving comprises 
means for forming a bit sync signal indicating bit 
synchronization with bit transitions in said en- 
crypted signal; 
(b) first generator means for forming a first local 
pseudorandom code wherein said first generator 
means comprises: 
(1) a first digital data pseudorandom sequence gen- 
erator; 
(2) a second digital data pseudorandom sequence 
generator adapted to receive said bit sync signal 
and wherein said second sequence generator 
comprises means functioning as a shift register 
prior to receipt of said bit sync signal and func- 
tioning as a pseudorandom sequence generator 
thereafter; and 
(3) a gate connecting said first and said second 
digital data sequence generators for serial flow 
of digital bits from said first to said second gener- 
ators, being adapted to receive said bit sync sig- 
nal and wherein said gate comprises gate means 
responding to said bit sync signal to block flow 
of digital bits from said first to said second gener- 
ator; 
(c) second generator means for forming a second 
local pseudorandom code; 
(d) means for forming a local product code from said 
first and said second local pseudorandom codes; 
and 
(e) decoder means for decoding said encrypted signal 
with said local product code. 
2. A secure communication receiver for receiving 
and decoding an encrypted digital signal, comprising: 
and decoding an encrypted digital signal, comprising: 
(a) means for receiving said encrypted signal wherein 
said means for receiving comprises means for form- 
ing a bit sync signal indicating bit synchronization 
with bit transitions in said encrypted signal; 
(b) first generator means for forming a first local 
pseudorandom code; 
exact starting time for each. Since there are millions of 
possible pseudo-random sequences, and since the start- 65 
ing time of one or both of the sequences may be arbitrar- 
ily selected, and since the second sequence may start at 
numerous selected different times later than the first 
9 
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(c) second generator means for forming a second 
local pseudorandom code wherein said second 
generator means comprises: 
(1) a first digital data pseudorandom sequence gen- 
erator; 
(2) a second digital data pseudorandom sequence 
generator adapted to receive said bit sync signal 
and wherein said second sequence generator 
comprises means functioning as a shift register 
prior to receipt of said bit sync signal and func- 
tioning as a pseudorandom sequence generator 
thereafter; and 
10 
15 
20 
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(3) a gate connecting said first and said second 
digital data sequence generators for serial flow 
of digital bits from said first to said second gener- 
ators, being adapted to receive said bit sync sig- 
nal and wherein said gate comprises gate means 
responding to said bit sync signal to block flow 
of digital bits from said first to said second gener- 
ator; 
(d) means for forming a local product code from said 
first and said second local pseudorandom codes; 
and 
(e) decoder means for decoding said encrypted signal 
with said local product code. * * * * *  
